The combination of higher quality requirements and sensitivity of high pelformance circuits to delay defects has led to an increasing emphasis on delay testing of VLSI circuits. In this context, it has been proven that Single Input Change (SIC) test sequences are more effective than classical Multiple Input Change (MIC) test sequences when a high robust delay fault coverage is targeted. In this paper, we show that random SIC (RSIC) test sequences achieve a higher fault coverage than random MIC (RMIC) test sequences when both robust and non-robust tests are under consideration. Experimental results given in this paper are based on a sofrware generation of RSIC test sequences that can be easily generated in this case. For a built-in selftest (BIST) purpose, hardware generated RSIC sequences have to be used. This kind of generation will be shortly discussed at the end of the paper.
Introduction
Delay fault testing allows to test for delay faults. A delay fault occurs in a circuit when one or more paths in the circuit fail to propagate a signal within the time interval specified by the clock period. Detection of delay faults requires two-pattern tests. An initialization vector is applied and the circuit is allowed to stabilize. Then, the test vector is applied and the circuit outputs are sampled at clock speed. The response is then compared to that of the faultfree circuit to determine the presence or the absence of a delay fault. Hence, correct operation of a circuit at the intended speed can only be guaranteed if there is no delay fault in the circuit.
With the continuously increase in the operating speed of VLSI circuits, delay fault testing is likely to become industrially accepted in the near future [ 11. With delay fault testing (i.e. application of two-pattern tests to ensure temporal correctness of the design), at-speed testing (i.e. test at the intended operating speed of the circuit) is also becoming an essential part of the verification process of today's VLSI circuits since it allows to optimize the test time and provides the means to test for delay faults. From a general point of view, at-speed testing does not necessarily lead to delay fault testing, but delay fault testing needs to be performed at-speed to detect timing defects and test the performance of the circuit. A problem that occurs with currently-used external testers, however, is that they are several times slower than the designs they have to test. Purchasing high speed testers that meet the performances of new designs requires a huge investment. Moreover, even with those high speed testers, it is not always possible to have a timing accuracy comparable to the IC internal speed [2] . In this context, BIST represents an attractive test solution since it allows atspeed testing of the circuit under test, thus solving timing accuracy and test time related problems encountered with traditional external testers. In addition, BIST drastically reduces the amount of test data exchanged with the tester, thus reducing the need for complex external testing equipment. BIST can hence be run on a very low cost tester. Finally, BIST solves the problem of tester capacity (very often, external testers do not have enough memory to store the entire test set to cover stuck-at, transition and path delay faults [3] ) and the problem of low accessibility of internal nodes of the design, that increases the test complexity [4] .
Although the work presented in this paper comes within the general frameworks of delay testing and random testing, the targeted application is logic BIST for delay faults. BIST is generally based on pseudo-random testing [3] . Pseudorandom testing refers to the application of test patterns that exhibit randomness, but which are generated using specialpurpose hardware (LFSR or Cellular Automata), and are thus repeatable. [9] , but most of the existing circuits do not have this property).
In practice, a truly RSIC sequence is difficult to produce since any generation (software or hardware) is pseudorandom in nature. However, a "careful" generation allows to obtain test sequences whose randomness is very good (we mean that they have roughly the same properties than a pure random generation). Since a good generation is easier by software than by hardware [ 101, the results in this paper are based on a software generation briefly explain in Section 2. Hardware generation (required for BIST) will be shortly discussed by the authors at the end of the paper. The rest of the paper is organized as follows. Section 2 gives some preliminary definitions on delay fault testing. Section 3 analyses the delay fault coverage of RSIC test sequences on a case study, and Section 4 generalizes the results obtained to other circuits and other fault models. Concluding remarks and future work are discussed in Section 5.
Preliminaries
Correct operation of a circuit at the intended speed requires that any path delay exceeds the value determined by the clock period. This is usually verified by delay testing, using the path delay fault model [7] . In this model, it is assumed that the presence of a delay fault increases the delay along the path. This model represents distributed delays in the circuit, often caused by device parameter variation [ 111, as well as single isolated failures. This is the main advantage of this model over other existing delay fault models, namely the gate delay fault model and the translition delay fault model [ 12,131. However, an important feature of the path delay fault model is that the single fault assumption is not realistic since a single defect usually affecits a large number of paths. For this reason, a robust test is preferred to detect a path delay fault. A robust test is a test that detects a delay fault regardless of all other delays and delay faults in the circuit [7] . In contrast, a test that. detects a fault with the assumption that no other delay fault can exist in the circuit is called a non-robust test. A test for a path delay fault consists of propagating a transition along the target path P = (gvg, ,...,gJ, where each g, is a gate except go and g, which are the source and the destination of the path respectively (usually an input and an output of the circuit). The inputs of g, other than the output of g,., are called side-inputs of g, (or side-inputs of P). Each connection between g,., and g, is called an on-input of P. Sensitization conditions for non-robust and robust testability of a path delay fault are as follows. A non-robust test for a rising (or a falling) transition on a path P sets every side-input of P to a final non-controlling value. In a robust test, side-inputs must be at stable non-controlling values (with no static hazards) when on-path inputs have transitions to final controlling values. These conditions are illustrated in Figure 1 for an AND-type logic gate. As the purpose in this work was not to develop a delay fault simulator to evaluate the fault coverage of the experimented delay test sequences (random SIC and MIC test sequences), we used an existing industrial test evaluation package, TestGen of Synopsys [ 141, to perform test validations. In the delay fault tool suite of this package, several models are supported for testing delay paths. The conventional non-robust delay fault model is referred to as the weak non-robust delay model in TestGen, and delay fault simulation or test generation from this model is possible. Conversely, the conventional robust delay fault model is also supported by TestGen, but one of the main sensitization constraints in this model (no glitches on the side-inputs when on-path inputs have transitions to final controlling values) is not verified during delay fault simulation or test generation. As a consequence, fault-free results cannot be ensured when using such delay fault model with TestGen.
The closest delay fault model handled by this tool is the strong non-robust delay fault model, for which the sensitization conditions are the following: in a strong nonrobust test, side-inputs must be at initial and final non-controlling value when on-path inputs have transitions to final controlling values (the only difference with the conventional robust delay model states in the acceptance of static hazards on side-inputs). We used the strong nonrobust delay model (in addition to the non-robust delay model) as a metric to evaluate the quality of the test sequences generated for testing path delay faults. As the strong non-robust delay model is very close to the conventional robust delay model, this model will be referred to as the pseudo-robust delay model in the sequel.
Apart from robust and non-robust testable paths, two other classes of paths have been defined in the literature: functional sensitizable paths and functional redundant paths A delay test consisting of adjacent or SIC vectors is called an adjacency or an asynchronous test. As a single transition is applied at the primary inputs of the CUT in an adjacency test, the probability of delay test invalidation due to hazards or multiple delay faults is greatly reduced. This is one of the main reasons for using such kind of tests. Moreover, SIC test pairs are sufficient to detect all robustly detectable path delay faults [7] . Finally, the universe of pattern pairs considered for SIC test generation (O(n.2")) is significantly smaller than that for MIC test generation (O (2'") In order to measure the performance of a test sequence, let us denote by Eff (Efficiency) the ratio of faults detected by the sequence over the maximum number of testable faults. For example, the pseudo-robust efficiency of a sequence S that detects 44% of the PR testable faults in circuit s382 is 44/88=0.5 (i.e. 50%). If it detects 88% of the PR testable faults, its PR efficiency is Eff=100%. Figure 2 is a graphical representation of the results given in Table 2 . The following observations can be made: 1) The PR efficiency of the RSIC sequence is close to the NR efficiency, while there is a huge gap between these efficiencies for the RMIC sequence. The reason is that, due to the adjacency of successive vectors, most of the tests found in the RSIC sequence are robust.
2) For a short test length (not interesting in practice), the fault efficiencies achieved by the RSIC test sequence are lower than those achieved by the RMIC sequence.
For average and long test lengths, the NR eficiency of the RMIC sequence is much higher than that of the RSIC sequence, while the RSIC sequence is more eficient in terms of PR eficiency. For very long test lengths, the RSIC test sequence may be as efficient as the RMIC sequence regarding the NR efficiency (last line in Table 2 ). It is much more efficient regarding the PR efficiency.
To summarize, we can say that the RMIC sequence achieves a better NR efficiency while the RSIC sequence leads to a better PR efficiency (for average and long test lengths). Consequently, a question should be asked: what is the best test sequence to be used when both PR efficiency and NR efficiency are targeted? Let us then try to find a single criterion to help selecting the best test sequence. Let us remind that, for circuit s382, 88% of the faults have at least one PR test and 91.75% of the faults have at least one NR test (Table 1) . In other words, 91.75% of the delay faults are NR testable and q = W91.75 = 0.959, i.e. 95.9% of the NR testable faults have at least one PR test. Let us try now to answer the following question: what is the fraction of NR testable faults which is effectively detected by a RMIC sequence of length Ld=1398?
According to Table 2 , a PR test has been found for 33.24% of the faults having at least one PR test. Since the fraction of NR testable faults having at least one PR test is 0.959, a PR test has been found for 33.24~0.959=3 1.88% of the NR testable faults. According to the basic property of a robust test (detection of a fault irrespective of the presence of other delay faults), at least 31.88% of the NR testable faults will be actually detected during testing of the CUT. On the other hand, at most 91.75% of the NR testable faults will be actually detected. As a matter of fact, there are 91.75-31.88=59.87% of the NR testable faults for which no PR test has been found but for which a NR test has been found. A question now arises: what is the fraction of faults that will be actually detected among the faults that are only NR testable? This depends on the number and the nature of the distributed defects that affect the circuit and that can invalidate the non-robust tests. Let us call this fraction the success rate of NR tests, and denote by SNr
Since we have no answer to this question, assumptions can be stated. Let us assume that the success rate is S,=0.5 (i.e., 50%), then the weighted efficiency for our example is 31.88 + (91.75-31.88) x 0.5 = 61.82. Let us now remind the notation and generalize the calculation: q = (Fc PR / Fc NR) is the fraction of NR testable faults having at least one PR test, S , is the assumed value of the success rate of NR tests, and Eff(S,) is the weighted efficiency of a test sequence for a given S,. The weighted efficiency of a test sequence for a given success rate S , is given by Equation (1) described below:
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The application of Equation (1) to circuit s382 for the RMIC and RSIC test sequences and for S , = lo%, 50% and 90% are presented in Table 3 for various test lengths. These results are also presented in the graph of Figure 3 . In this figure, it clearly appears that for a long test length, the weighted efficiency is higher for the RSIC sequence than for the RMIC sequence, for all assumed values of the success rate S,. As a conclusion, these results demonstrate that, even with a lower non-robust delay fault coverage, a RSIC test sequence may often give rise to a better test quality than that obtained with Rh4IC delay test sequences. This is the most important result we wanted to demonstrate in this paper. Note that this conclusion drawn from a study on
circuit s382 is also valid for most of the ISCAS'89 benchmark circuits.
Application to other circuits and other fault models
An important comment on the validation results given in this paper is that the ISCAS'85 circuits family has not been used in our experiments. This is because the number of path faults in these circuits is too huge, and TestGen 1141 is unable to generate the corresponding delay fault dictionaries for fault simulation. However, results similar to those reported in the previous section for circuit s382 were obtained for various circuits of the ISCAS'89 benchmark set. For example, results obtained for circuits s1238 are given in Figure 4 . Results obtained for other ISCAS'89 circuits are listed in Table 4 (the test length considered are tOOLd for every circuit). A RSIC sequence has the important property that it is made of adjacent vectors. Hence, it may be efficient for testing delay faults (the aim of this paper) or for testing stuck-open faults that also require pairs of vectors. In addition, it may be interesting to study the efficiency of RSIC sequences for other fault models. For stuck-at faults, for example, it is expected that the test length would be longer than for a RMIC sequence since a RMIC sequence samples more quickly all the input state space. However, all this space can be covered when the RSIC sequence length I I / I I I 
Concluding remarks and future work
The efficiency of RSIC test sequences for delay fault testing was analyzed in this paper. The performance measurement takes into account both robust tests and nonrobust tests. The main conclusion drawn from this study is that, even with a lower non-robust delay fault coverage, a RSIC test sequence may often give rise to a better test quality than that obtained with RMIC delay test sequences. This conclusion is a fundamental result that can be further used by test engineers when they will have to provide test sequences for delay fault testing.
Several extension to this study have been foreseen for the near future. A first one concerns with the development of a complete hardware generation structure providing random SIC sequences [ 181. This generation will require that: 1) a random number is hardware transformed into a random bit; 2) the bit changed at time 1 is completely independent from the bit changed at time 1-1; 3) the period of the RSIC sequence is large enough.
Solutions to points 1 and 2 are explicitly given in [lo], and point 3 is to be developed. In addition, the area overhead has to be estimated and compared with other methods.
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Another one concerns with the evaluation of SIC test sequences in testing faults other than delay faults, i.e. stuckat faults, bridging faults, etc. A preliminary study has been carried out for some ISCAS circuits. Complete results and amalysis will be given in a future paper, and discussions on the universal nature of SIC sequences for the testing purpose will be tackled.
